View AT68166FT-YS18-SR_6785926.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

features ? 16 mbit sram multi chip module ? allows 32-, 16- or 8-bit access configuration ? operating voltage: 3.3v + 0.3v , 5v tolerant ? access time: ? 25 ns, 20 ns ? 18 ns (preliminary information) ? very low power consumption ? active: 595 mw per byte (max) @ 20 ns (1) , 415mw per byte (max) @ 50ns (2) ? standby: 15 mw (typ) ? military temperature range: -55 to +125 c ? ttl-compatible inputs and outputs ? asynchronous ? die manufactured on atmel 0.25 m radiation hardened process ? no single event latch up belo w let threshold of 80 mev/mg/cm 2 ? tested up to a total dose of 300 krads (si) according to mil-std-883 method 1019 ? esd better than 2000v ? quality grades: ? qml-q or v with smd 5962-06229 ?escc ? 950 mils wide mqfpt68 package ? mass : 8.5 grams notes: 1. for at68166ft-20 only. 540mw for at68166ft-25. 2. for at68166ft-20 only. 450mw for at68166ft-25. description the at68166ft is a 16mbit sram packaged in a hermetic multi chip module (mcm) for space applications. the at68166ft mcm incorporates four 4mbit at60142ft sram dice. it can be orga- nized as either one bank of 512kx8, two banks of 512kx16 or four banks of 512kx8. it combines rad-hard capabilities, a latch-up threshold of 80mev.cm2/mg, a multiple bit upset immunity and a total dose tolerance of 300krads, with a fast access time. the mcm packaging technology allows a reduction of the pcb area by 50% with a weight savings of 75% compared to four 4mbit packages. thanks to the small size of the 4mbit sram die, atmel has been able to accommo- date the assembly of the four dice on one side of the package which facilitates the power dissipation. the compatibility with other products allows designers to easily migrate to the atmel at68166ft memory. the at68166ft is powered at 3.3v and is 5v tolerant. the at68166ft is processed according to the test methods of the latest revision of the mil-prf-38535 or the escc 9000. 7531i?aero?06/10 rad hard 16 megabit 3.3v 5v tolerant sram multi- chip module at68166ft
2 7531i?aero?06/10 at68166ft block diagrams at68166ft block diagram 512k x 8 banks block diagram (at60142ft) a[18:0] oe cs1 we1 i/o[15:8] bank1 512k x 8 cs2 we2 i/o[23:16] bank2 512k x 8 cs3 we3 i/o[31:24] bank3 512k x 8 cs0 we0 i/o[7:0] bank0 512k x 8 or i/o2[15:8] or i/o2[7:0] or i/o1[15:8] or i/o1[7:0] or i/o3[7:0] or i/o2[7:0] or i/o1[7:0] or i/o0[7:0] a 0 - - - a 10 i/ox 0 i/ox 7 csx wex oe
3 7531i?aero?06/10 at68166ft pin configuration at68166ft is packaged in a mqfp68. the pin assignment depends on the access time. there are 2 versions as described in the table below : table 1. pin assignment in ys & ym packages access time 25 ns 20 ns 18 ns package version ym ys lead signal lead signal lead signal lead signal 1 i/o0[0] 18 vcc 35 i/o3[7] 52 vcc 2 i/o0[1] 19 a11 36 i/o3[6] 53 a10 3 i/o0[2] 20 a12 37 i/o3[5] 54 a9 4 i/o0[3] 21 a13 38 i/o3[4] 55 a8 5 i/o0[4] 22 a14 39 i/o3[3] 56 a7 6 i/o0[5] 23 a15 40 i/o3[2] 57 a6 7 i/o0[6] 24 a16 41 i/o3[1] 58 we0 8 i/o0[7] 25 cs0 42 i/o3[0] 59 cs3 9gnd 26 oe 43 gnd 60 gnd 10 i/o1[0] 27 cs1 44 i/o2[7] 61 cs2 11 i/o1[1] 28 a17 45 i/o2[6] 62 a5 12 i/o1[2] 29 we1 46 i/o2[5] 63 a4 13 i/o1[3] 30 we2 47 i/o2[4] 64 a3 14 i/o1[4] 31 we3 48 i/o2[3] 65 a2 15 i/o1[5] 32 a18 49 i/o2[2] 66 a1 16 i/o1[6] 33 ys gnd 50 i/o2[1] 67 a0 ym nc 17 i/o1[7] 34 ys vcc 51 i/o2[0] 68 ys vcc ym nc ym nc
4 7531i?aero?06/10 at68166ft figure 1. pin assignment in ym package note: nc pins are not bonded internally. so, they can be connected to gnd or vcc figure 2. pin assignment in ys package i/o0[0] i/o0[1] i/o0[2] i/o0[3] i/o0[4] i/o0[5] i/o0[6] i/o0[7] gnd i/o1[0] i/o1[1] i/o1[2] i/o1[3] i/o1[4] i/o1[5] i/o1[6] i/o1[7] i/o2[0] i/o2[1] i/o2[2] i/o2[3] i/o2[4] i/o2[5] i/o2[6] i/o2[7] gnd i/o3[0] i/o3[1] i/o3[2] i/o3[3] i/o3[4] i/o3[5] i/o3[6] i/o3[7] at68166ft (top view) nc a0 a1 a2 a3 a4 a5 cs2 gnd cs3 we0 a6 a7 a8 a9 a10 vcc nc nc a18 we3 we2 we1 a17 cs1 0e cs0 a16 a15 a14 a13 a12 a11 vcc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 i/o0[0] i/o0[1] i/o0[2] i/o0[3] i/o0[4] i/o0[5] i/o0[6] i/o0[7] gnd i/o1[0] i/o1[1] i/o1[2] i/o1[3] i/o1[4] i/o1[5] i/o1[6] i/o1[7] i/o2[0] i/o2[1] i/o2[2] i/o2[3] i/o2[4] i/o2[5] i/o2[6] i/o2[7] gnd i/o3[0] i/o3[1] i/o3[2] i/o3[3] i/o3[4] i/o3[5] i/o3[6] i/o3[7] at68166ft (top view) vcc a0 a1 a2 a3 a4 a5 cs2 gnd cs3 we0 a6 a7 a8 a9 a10 vcc vcc gnd a18 we3 we2 we1 a17 cs1 0e cs0 a16 a15 a14 a13 a12 a11 vcc 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68
5 7531i?aero?06/10 at68166ft pin description table 2. pin names note: 1. the package lid is connected to gnd table 3. truth table (1) name description a0 - a18 address inputs i/o0 - i/o31 data input/output cs0 - cs3 chip select w e 0 - we3 write enable oe output enable vcc power supply gnd (1) ground cs xw e x oe inputs/outputs mode h x x z standby l h l data out read l l x data in write l h h z output disable note: 1. l=low, h=high, x= h or l, z=high impedance.
6 7531i?aero?06/10 at68166ft electrical characteristics absolute maximum ratings* military operating range recommended dc op erating conditions note: 1. 5.8v in transient conditions. capacitance note: 1. guaranteed but not tested. supply voltage to gnd potential: ...................... -0.5v to 4.6v voltage range on any input: ......................... gnd -0.5v to 7v voltage range on any ouput: ........................ gnd -0.5v to 7v storage temperature: .................................... -65 ? c to +150 ? c output current from outputs pins: .............................. 20 ma electrostatic discharge voltage: ............................... > 2000v (mil std 883d method 3015.3) *note: stresses beyond those listed under "abso- lute maximum ratings? may cause perma- nent damage to the device. this is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specif ication is not implied. exposure betwee n recommended dc operating and absolute maximum rating conditions for extended periods may affect device reliability. operating voltage operating temperature 3.3 + 0.3v -55 ? c to + 125 ? c parameter description min typ max unit vcc supply voltage 3 3.3 3.6 v gnd ground 0.0 0.0 0.0 v v il input low voltage gnd - 0.3 0.0 0.8 v v ih input high voltage 2.2 ? 5.5v (1) v parameter description min typ max unit c in (1) (oe and ax) input capacitance ? ? 48 pf c in (1) (csx and wex) input capacitance ? ? 12 pf c io (1) i/o capacitance ? ? 12 pf
7 7531i?aero?06/10 at68166ft dc parameters dc test conditions ta = -55c to +125c; vss = 0v; vcc = 3.0v to 3.6v notes: 1. gnd < v in < v cc , gnd < v out < v cc output disabled. 2. v in = 5.5v, v out = 5.5v, output disabled. 3. v cc min. - i ol = 6 ma 4. v cc min. i oh = -4 ma consumption notes: 1. all csx > v ih 2. all csx > v cc - 0.3v 3. f = 1/ tavav , i out = 0 ma, wex = oe = v ih , v in = gnd/v cc , v cc max. 4. f = 1/ tavaw , i out = 0 ma, we x = v il , oe = v ih , v in = gnd/v cc , v cc max. parameter description minimum typical maximum unit at68166ft-25 at68166ft-20 at68166ft-18 iix (1) input leakage current -1 ? 1 1 1 a ioz (1) output leakage current -1 ? 1 1 1 a iih (2) at 5.5v input leakage current (oe & axx) ? ? 10 6 6 a input leakage current (we & cs )??522a iozh (2) at 5.5v output leakage current ? ? 5 1.5 1.5 a vol (3) output low voltage ? ? 0.4 0.4 0.4 v voh (4) output high voltage 2.4 ? ? ? ? v symbol description tavav/tavaw test condition at68166ft-25 at68166ft-20 at68166ft-18 (preliminary) unit value i ccsb (1) standby supply current ?107 7.5mamax i ccsb1 (2) standby supply current ? 8 6 7 ma max i ccop (3) read per byte dynamic operating current 18 ns 20 ns 25 ns 50 ns 1 s ? ? 150 85 15 ? 165 145 80 12 170 165 145 80 12 ma max i ccop (4) write per byte dynamic operating current 18 ns 20 ns 25 ns 50 ns 1 s ? ? 150 125 110 ? 140 135 115 105 145 140 135 115 105 ma max
8 7531i?aero?06/10 at68166ft data retention mode atmel cmos ram's are designed with battery back up in mind. data retention voltage and sup- ply current are guaranteed over temperature. the following rules insure data retention: 1. during data retention chip select csx must be held high within v cc to v cc -0.2v. 2. output enable (oe ) should be held high to keep the ram outputs high impedance, mini- mizing power dissipation. 3. during power-up and power-down transitions csx and oe must be kept between v cc + 0.3v and 70% of v cc . 4. the ram can begin operation > t r ns after v cc reaches the minimum operation voltages (3v). figure 3. data retention timing data retention characteristics vcc csx parameter description min typ t a = 25 ? cmaxunit v ccdr v cc for data retention 2.0 ? ? v t cdr chip deselect to data retention time 0.0 ? ? ns t r operation recovery time t avav (1) 1. t avav = read cycle time. ??ns i ccdr (2) 2. all csx = v cc , v in = gnd/v cc . data retention current ? 3 6 (at68166ft-25) ma 4.5 (at68166ft-20) 5 (at68166ft-18)
9 7531i?aero?06/10 at68166ft ac characteristics temperature range:................................................ -55 +125 c supply voltage: ....................................................... 3.3 + 0.3v input pulse levels: .................................................. gnd to 3.0v input rise and fall times:....................................... 3ns (10 - 90%) input and output timing reference levels: ............ 1.5v output loading i ol /i oh :............................................ see figure 4 figure 4. ac test loads waveforms write cycle table 4. write cycle timings (1) notes: 1. timings figures applicable for 8-bit, 16-bit and 32-bit mode. 2. parameters guaranteed, not tested, with output loading 5 pf . (see ?ac test loads wave- forms? on page 9.) specific (twlqz, twhqx, telqx, tehqz tglqx, tghqz) general symbol parameter at68166ft-25 at68166ft-20 at68166ft-18 (preliminary) unit min max min max min max tavaw write cycle time 20 - 20 - 18 - ns tavwl address set-up time 2 - 2 - 2 - ns tavwh address valid to end of write 14 - 11 - 10 - ns tdvwh data set-up time 9 - 8 - 7 - ns telwh cs low to write end 12 - 12 - 11 - ns twlqz write low to high z (2) -10-10- 9ns twlwh write pulse width 12 - 9 - 9 - ns twhax address hold from end of write 0-0-0-ns twhdx data hold time 2 - 1 - 1 - ns twhqx write high to low z (2) 5-5-5-ns
10 7531i?aero?06/10 at68166ft write cycle 1 w e controlled, oe high during write write cycle 2 w e controlled, oe low write cycle 3 cs controlled the internal write time of the memo ry is defined by the overlap of cs low and we low. both signals must be activated to initiate a write and either signal can terminate a write by going in active mode. the data input setup and hold timing should be referenced to the active edge of the signal that terminates the write. data out is high impedance if oe = v ih . e e address csx wex i/os oe e e address csx wex i/os e address csx wex i/os
11 7531i?aero?06/10 at68166ft read cycle table 5. read cycle timings (1) notes: 1. timings figures applicable for 8-bit, 16-bit and 32-bit mode. 2. parameters guaranteed, not tested, with output loading 5 pf . (see ?ac test loads wave- forms? on page 9.) read cycle 1 address controlled (cs = oe = v il , we = v ih ) read cycle 2 chip select controlled (we = v ih ) symbol parameter at68166ft-25 at68166ft-20 at68166ft-18 (preliminary) unit min max min max min max tavav read cycle time 25 - 20 - 18 - ns tavqv address access time - 25 - 20 - 18 ns tavqx address valid to low z 5 - 5 - 5 - ns telqv chip-select access time - 25 - 20 - 18 ns telqx cs low to low z (2) 5-5-5-ns tehqz cs high to high z (2) -10- 9 - 9ns tglqv output enable access time - 12 - 10 - 9 ns tglqx oe low to low z (2) 2-2-2-ns tghqz oe high to high z (2) -10- 9 - 9ns address dout csx oe dout
12 7531i?aero?06/10 at68166ft typical applications this section presents some standard implem entations of the at68166ft in application. 32-bit mode application when used on a 32-bit (word) application, th e module shall be connected as follows : ? the 32 lines of data are connected to distinct data lines ? the four csx are connected together and linked to a single host cs output ? each of the four we x is connected to a dedicated we line on the host to allow byte, half word and word format write. figure 5. 32-bit typical application (one sram bank) 16-bit mode application when used on a 16-bit (half word) application, the module can be connected as presented in the following figure. this allows the use of a single at68166ft part for two sram memory banks. all input controls of the at68166ft not us ed in the application shall be pulled-up. figure 6. 16-bit typical application (two sram banks) 8-bit mode application when used on a 8-bit (byte) application, the mo dule can be connected as presented in the fol- lowing figure. this allows the use of a single at68166ft part for up to four sram memory banks. all input controls of the at68166ft not used in the application shall be pulled-up. figure 7. 8-bit typical application (four sram banks) cs [3:0] oe we [3:0] a[17:0] i/o[31:0] at68166ft ramoe0* ad tsc695f a[27:0] d[31:0] d[31:0] a[19:2] rwe0* rams0* a[19:2] d[31:0] a[17:0] i/o[15:0] at68166ft a d tsc695f a[27:0] d[31:0] d[31:16] a[18:1] a[18:1] d[31:0] i/o[31:16] d[31:16] cs [1:0] we [1:0] rwe0* rams0* cs [3:2] we [3:2] rwe1* rams1* oe ramoe[1:0]* a[17:0] i/o[7:0] at68166ft a d tsc695f a[27:0] d[31:0] d[31:24] a[17:0] a[17:0] d[31:0] i/o[15:8] d[31:24] cs [0] we [0] rwe0* rams0* cs [1] we [1] rwe1* rams1* oe ramoe[3:0]* cs [3] we [3] rwe3* rams3* cs [2] we [2] rwe2* rams2* i/o[23:16] d[31:24] i/o[31:24] d[31:24]
13 7531i?aero?06/10 at68166ft ordering information note: 1. please contact your local sales office. 2. will be replaced by smd part number when available. part number temperature range speed package flow at68166ft-ym25-e 25 c 25 ns mqfpt68 engineering samples 5962-0622901qxc -55 to +125 c 25 ns mqfpt68 qml q 5962-0622901vxc -55 to +125 c 25 ns mqfpt68 qml v 5962r0622901vxc -55 to +125 c 25 ns mqfpt68 qml v rha at68166ft-ym25-scc -55 to +125 c 25 ns mqfpt68 escc at68166ft-ys20-e 25 c 20 ns mqfpt68 engineering samples 5962-0622903qyc -55 to +125 c 20 ns mqfpt68 qml q 5962-0622903vyc -55 to +125 c 20 ns mqfpt68 qml v 5962r0622903vyc -55 to +125 c 20 ns mqfpt68 qml v rha at68166ft-ys20-scc (2) -55 to +125 c 20 ns mqfpt68 escc at68166ft-ys18-e (1) 25 c 18 ns mqfpt68 engineering samples at68166ft-ys18-mq (1)(2) -55 to +125 c 18 ns mqfpt68 qml q at68166ft-ys18-sv (1)(2) -55 to +125 c 18 ns mqfpt68 qml v AT68166FT-YS18-SR (1)(2) -55 to +125 c 18 ns mqfpt68 qml v rha at68166ft-ys18-scc (1)(2) -55 to +125 c 18 ns mqfpt68 escc
14 7531i?aero?06/10 at68166ft package drawings 68-lead quad flat pack (950 mi ls) with non conductive tie bar note: lid is connected to ground. note: ym and ys package drawings are identical.
15 7531i?aero?06/10 at68166ft document revision history changes from rev. c to rev. d 1. update of access time parameters. changes from rev. d to rev. e 1. added ys package. changes from rev. e to rev. f 1. updated ordering information. changes from rev. f to rev. g 1. split datasheet into two seperate documents: removed at68166f from this document. please refer to document 7747 on the atmel web site. changes from rev. g to rev. h 1. update of absolute maximum ratings section changes from rev. h to rev. i page 1 : mqfp68 replaced by mqfpt68 page 2 : at68166ft block diagram updated page 4 : note added about the nc pins page 12 : typical application figures updated
printed on recycled paper. 7531i?aero?06/10 ?2007 atmel corporation . all rights reserved. atmel ? , logo and combinations thereof, and everywhere you are ? are the trademarks or regis- tered trademarks, of atmel corporation or its subsidiaries . other terms and product names may be trademarks of others. disclaimer: the information in this document is provided in connection with atmel products. no license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of atmel products. except as set forth in atmel?s terms and condi- tions of sale located on atmel? s web site, atmel assumes no liability whatsoever and disclaims any express, implied or statutor y warranty relating to its products including, but not limited to , the implied warranty of merchantability, fitness for a particu lar purpose, or non-infringement. in no event shall atmel be liable for any direct, indirect, conseque ntial, punitive, special or i nciden- tal damages (including, without limitation, damages for loss of profits, business interruption, or loss of information) arising out of the use or inability to use this document, even if at mel has been advised of the possibility of such damages. atmel makes no representations or warranties with respect to the accuracy or co mpleteness of the contents of this document and reserves the rig ht to make changes to specifications and product descriptions at any time wit hout notice. atmel does not make any commitment to update the information contained her ein. unless specifically provide- dotherwise, atmel products are not suitable for, and shall not be used in, automotive applications. atmel?satmel?s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131, usa tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart ? cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906, usa tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/ imaging/hi \ rel ? mpu/ high ? speed ? converters/rf ? datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 literature ? requests www.atmel.com/literature

▲Up To Search▲

Price & Availability of AT68166FT-YS18-SR

	To Download AT68166FT-YS18-SR Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .